收藏本站

ADuC7060
DAC PERIPHERALS
DAC
The ADuC7060 incorporates a 12-bit voltage output DAC on-
chip. The DAC has a rail-to-rail voltage output buffer capable of
driving 5 kΩ/100 pF.
MMR INTERFACE
The DAC is configurable through a control register and a data
register.
DAC0CON Register
The DAC has four selectable ranges.
Name:
DAC0CON
?
?
?
?
0 V to V REF (internal band gap 1.2 V reference)
VREF? to VREF+
ADC5/EXT_REF2IN? to ADC4/EXT_REF2IN+
0 V to AVDD
Address:
Default value:
Access:
0xFFFF0600
0x0200
Read and write
The maximum signal range is 0 V to AVDD.
Op Amp Mode
As an option, the DAC can be disabled and its output buffer
used as an op amp.
Table 61. DAC0CON MMR Bit Designations
Bit
15:10
9
Value
Name
DACPD
Description
Reserved.
Set to 1 to power down DAC output (DAC output is tristated).
Clear this bit to enable the DAC.
8
7
6
5
4
3
2
DACBUFLP
OPAMP
DACBUFBYPASS
DACCLK
DACCLR
DACMODE
Rate
Set to 1 to place the DAC output buffer in low power mode. See the Normal DAC
Mode and Op Amp Mode sections for further details on electrical specifications.
Clear this bit to enable the DAC buffer.
Set to 1 to place the DAC output buffer in op amp mode.
Clear this bit to enable the DAC output buffer for normal DAC operation.
Set to 1 to bypass the output buffer and send the DAC output directly to the
output pin.
Clear this bit to buffer the DAC output.
Set to 1 to update the DAC on the negative edge of HCLK.
Set to 0 to update the DAC on the negative edge of Timer1. This mode is ideally
suited for waveform generation where the next value in the waveform is written
to DAC0DAT at regular intervals of Timer1.
Set to 1 for normal DAC operation.
Set to 0 to clear the DAC output and to set DAC0DAT to 0. Writing to this bit has
an immediate effect on the DAC output.
Set to 1 to enable DAC in 16-bit interpolation mode.
Set to 0 to enable DAC in normal 12-bit mode.
Used with interpolation mode.
Set to 1 to configure the interpolation clock as UCLK/16.
Set to 0 to configure the interpolation clock as UCLK/32.
1:0
11
10
01
00
DAC range bits
0 V to AVDD range.
ADC5/EXT_REF2IN? to ADC4/EXT_REF2IN+.
VREF? to VREF+.
0 V to V REF (1.2 V) range. Internal reference source.
Rev. 0 | Page 51 of 100
发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

*型号 *数量 厂商 批号 封装
添加更多采购

我的联系方式

*
*
*
相关PDF资料
EVAL-ADUC845QSPZ KIT DEV QUICK START ADUC845
EVAL-ADUM3070EBZ BOARD EVAL FOR ADUM3070
EVAL-SDP-CB1Z BOARD EVALUATION FOR SDP-CB1
EVB51JM128 BOARD EVAL FOR MCF51JM128 MCU
EVBQE128 BOARD EVAL FLEXIS QE128 FAMILY
F2068 PNL FIBERGLASS 18.44X14.44" WHT
FAN3100CMPX IC GATE DRVR SGL CMOS 2A 6MLP
FAN3111CSX IC GATE DVR 1CH 1A LOW SOT23-5
相关代理商/技术参数
EVAL-ADUC7060QSPZU1 制造商:Analog Devices 功能描述:
EVALADUC7060QSPZU2 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Boxed Product (Development Kits)
EVAL-ADUC7061MKZ 功能描述:开发板和工具包 - ARM Quick Start Development System RoHS:否 制造商:Arduino 产品:Development Boards 工具用于评估:ATSAM3X8EA-AU 核心:ARM Cortex M3 接口类型:DAC, ICSP, JTAG, UART, USB 工作电源电压:3.3 V
EVAL-ADUC7061MKZ 制造商:Analog Devices 功能描述:ADUC7061MKZ EvaluationBoard
EVAL-ADUC7061MKZU2 制造商:Analog Devices 功能描述:PN may be NE CE 制造商:Analog Devices 功能描述:EVALUATION CONTROL BOARD - Boxed Product (Development Kits)
EVAL-ADUC7121QSPZ 功能描述:BOARD EVALUATION FOR ADUC7121 RoHS:是 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:MicroConverter® ADuC7xxx 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，线缆，元件，CD，PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)
EVALADUC7121QSPZU1 制造商:Analog Devices 功能描述:QUICK START DEVELOPMENT SYSTEM - Boxed Product (Development Kits)
EVAL-ADUC7122QSPZ 功能描述:BOARD EVALUATION FOR ADUC7122 RoHS:是 类别:编程器，开发系统 >> 通用嵌入式开发板和套件（MCU、DSP、FPGA、CPLD等） 系列:MicroConverter® ADuC7xxx 标准包装:1 系列:PICDEM™ 类型:MCU 适用于相关产品:PIC10F206，PIC16F690，PIC16F819 所含物品:板，线缆，元件，CD，PICkit 编程器 产品目录页面:659 (CN2011-ZH PDF)